

We claim:

1. A circuit comprising:

an on-die weight generator circuit to provide an at least one weighted test data bit stream for an on-die scan chain wherein the weight of a test data bit of each of said data bit streams depends upon a corresponding data field downloaded to the weight generator circuit of a data set;

a memory to store the data set; and

a data download circuit to download each data field of the data set from the memory to the weight generator circuit in synchronization with the weight generator circuit providing the corresponding test data bit to each said test data bit stream.

2. The circuit defined in claim 1 wherein the weight generator circuit includes a switch to generate each weighted test data bit, the switch having an input of a plural number of differently weighted bit stream and a control signal of the corresponding data field.

3. The circuit defined in claim 1 wherein the memory is an on-die memory.

4. The circuit defined in claim 1 wherein the data download circuit is an on-die circuit

5. The circuit defined in claim 1 wherein the memory further is to store an at least one other data set; and

3 the data download circuit is to download each data field of each of the data sets in
4 synchronization with the weight generator circuit providing the corresponding test data
5 bit to each said test data bit stream for each data set.

1 6. The circuit defined in claim 1 wherein the data download circuit includes:
2 a control circuit to read each data field of the data set from the memory to a buffer
3 system, and
4 the buffer system to output each data field from the data download circuit to the
5 weight generator circuit.

1 7. The circuit defined in claim 6 wherein the buffer is to output the first data to the
2 weight generator in response to a signal from the control circuit.

1 8. The circuit defined in claim 1 wherein each data field consists of a first range of
2 bits, and the data download circuit includes:
3 a control circuit to read a data of the data set from the memory at a second range
4 of bits at a second time periods to a buffer circuit, and
5 the buffer circuit to output each data field from the data download circuit to the
6 weight generator circuit at a second time periods.

1 9. The circuit defined in claim 8 wherein the buffer is to output the first data to the
2 weight generator in response to a signal from the control circuit.

1 10. A method comprising:
2 providing a weighted test data bit stream from a weight generating unit to a scan
3 chain disposed on an integrated circuit die wherein the weight of a bit of the bit stream
4 depends upon a corresponding data field downloaded to the weight generating unit of a
5 data set;
6 storing at least one data set in a memory unit; and
7 downloading to the weight generating unit the corresponding data field from the
8 memory in synchronization with the weight generating unit providing a corresponding
9 bit of the bit stream.

1 11. The method defined in claim 10 wherein the weight generating unit is disposed on
2 the integrated circuit die.

1 12. The method defined in claim 10 wherein the memory unit is disposed on the
2 integrated circuit die.

1 13. The method defined in claim 10 wherein the weight generating unit includes a
2 switch of the type that outputs one of a plurality of inputs depending upon a content of a
3 control signal, and the providing includes inputting to the switch a plurality of differently
4 weighed bit streams wherein the control signal substantially consists of the corresponding
5 data field.

1 14. The method defined in claim 10 wherein the downloading includes reading a
2 portion of at least one of the data sets from the memory at a rate of a first number of bits
3 at a first set of times, storing the read portion in a buffering circuit, and downloading
4 from the buffering circuit a data field at a second set of times, the second set of times
5 being in synchronization with the data bit stream rate such that the weight of a bit of the
6 bit stream depends upon the corresponding data field.

1 15. A circuit comprising:
2 an at least one weight generator circuit, each said weight generator circuit to
3 provide a distinct test data bit stream to a distinct integrated circuit test scan chain,
4 wherein each said weight generator circuit is to determine a bit of a provided test data bit
5 stream weight depending upon a corresponding stored control signal provided to the
6 weight generator circuit from a control signal generating unit disposed on the die of the
7 integrated circuit.

1 16. The circuit defined in claim 15 wherein the control generating circuit includes
2 both a memory unit and a control circuit to download each of the stored control signal
3 from the memory unit to the weight generator circuit in synchronization with the weight
4 generator circuit determining a bit.

1 17. The circuit defined in claim 15 wherein the memory unit is a memory unit of the
2 integrated circuit.